Abstract-As the demand for 16 (Delta-Sigma) analog-to-digital converters (ADCs) with higher bandwidth and higher signal-to-noise ratio (SNR) increases, designers have to look for efficient structures with low oversampling ratio (OSR). The Leslie-Singh or -0 MASH architecture is often used in such applications. Based on this architecture, a reduced-sample-rate structure was introduced, which needs less chip area and power, but increases the noise floor. This paper describes a modification of the reduced-sample-rate structure which realizes an optimized transfer function, and avoids an SNR loss. In fact, it increases the SNR for high-order modulators. The method can also be applied to one-stage modulators. Simulation results for different MASH ADCs and sensitivity analysis verify the usefulness of the proposed technique.
I. INTRODUCTION
T HE most common ADC structure used for high oversampling ratio (OSR) and high resolution is the high-order one-stage architecture. Their advantages include well-known architectures and design procedures and low sensitivity to the mismatch of its analog components [4, Sec. 5.2] .
However, as the demand for analog-to-digital converters (ADCs) with higher bandwidth increases, designers have to contend with a lower OSR, and the classical one-stage high-order structures are no longer efficient. Table I shows the theoretically available SNR for modulators with different orders as a function of the OSR for 1-b quantization [5] . It is clear that at an OSR the improvement of using high-order 1-b structures becomes insignificant, while it leads to instability and design problems, and also increases the power and area requirements. As an example, for an OSR of 4, the improvement in resolution gained by increasing of the order by 1 is only about 0.6 b. Since in actual high-order modulator design the input needs to be restricted and nonzero poles need to be introduced to stabilize the loop, the achievable SNR is even lower. Hence, 1-b high-order structures are unsuitable for wide-band ADC design. Using multibit feedback, better results can be achieved but as the feedback DAC error limits the achievable performance, dynamic element matching (DEM) [6] or adaptive error compensation techniques must be used [7] , [8] .
A useful alternative is the MASH or multistage converter, in which low-order stages are connected in cascade, each stage converting and cancelling the quantization error of the preceding one, and thus achieving higher SNR [4, Sec. 6.2.1]. In these structures, multibit DACs may be used in the correction stages, which increases the SNR even further, with no need of correcting the DAC errors. The resolution of MASH ADCs is less sensitive to low OSR than that of single-stage high-order modulators [4] . Unfortunately, at low OSR, the mismatch-shaping algorithms commonly used to filter DAC nonlinearity errors out of the band of interest are not efficient anymore. Adaptive DAC error calibration can solve this problem [7] , but it requires additional digital circuitry.
Improved performance can be achieved in all these converters by spreading the zeros of the noise transfer function NTF across the band of interest [3] . This technique can increase the SNR by 3.5, 8, 13 and 18 dB for a second-, third-, fourth-, and fifth-order system, respectively. Also, improved decimation filters have been introduced which reduce the aliasing noise by spreading their zeros over the critical stopband frequency range [9] .
In this paper, a modified MASH structure is proposed. It is based on the reduced-sample-rate architecture [2] , but eliminates the SNR loss inherent in it. The proposed design technique involves the optimization of both the NTF and the decimation filter. It is shown that this process is a generalization of the optimization of a full-speed one-stage architecture [3] . Hence, the results and closed-form relations, derived here for second-and third-order systems, can also be used for optimizing single-stage modulators.
Preliminary results for a second-order system have been disclosed in [10] . Here, the theory is generalized to higher order modulators, and practical realization issues are also discussed. The paper is organized as follows. Section II discusses the existing multistage architectures, while Section III describes the optimization for a second-order system in detail. Section IV discusses the extension of the optimization process for third and higher order systems, and Section V verifies the theoretical results with simulations. Finally, Section VI contains the conclusions.
II. THE REDUCED-SAMPLE-RATE ARCHITECTURE

A. The Leslie-Singh Architecture
A popular multistage architecture was introduced by Leslie and Singh [1] . Their topology combines multibit quantization with single-bit feedback. It can be regarded as an MASH structure, where the second stage (the multibit ADC) processes the quantization error ( Fig. 1) of the first one. In the ideal case (with no mismatch errors between the analog and digital noise transfer functions), the output of this modulator contains only the input signal and the quantization noise of the second stage NTF (1) where is the digital replica of the signal transfer function of the second stage (which is only a delay if the second stage is a pipeline converter), NTF is the digital replica of the first-stage noise transfer function NTF , and is the transfer function of the decimation filter.
The main advantage of the architecture is that it uses only single-bit feedback, and hence avoids the matching problems inherent in a multibit feedback DAC, but still provides the higher resolution and increased SNR of a modulator with multibit quantizer.
The structure requires in the second stage a multibit analog-to-digital converter operating at the oversampling clock frequency. For high clock rates, this makes its implementation difficult. This problem has been addressed [2] by introducing the reduced-sample-rate architecture shown in Fig. 2 . Its operation will be discussed next.
B. The Reduced-Sample-Rate Architecture [2] Often, the noise transfer function of the first stage of the MASH structure is simply an th-order difference function, i.e., NTF
where is the order of the modulator. Using a multistage decimating strategy, the first stage of the decimation filter is usually the sinc filter (3) where is the decimation factor of the first stage and is the order of the decimator [11] , [12] .
The reduced-sample-rate architecture is based on the observation that, if is chosen, then the NTF and the denominator of the decimation filter cancel, so (1) becomes (4) where denotes the numerator of the transfer function . As this numerator contains only as a variable, one can use a decimated clock frequency for its implementation. Thus, after a minor rearrangement, a structure can be obtained in which the second stage containing the multibit quantizer can operate at a reduced clock rate (Fig. 2) .
It should be noted that the reduced-sample-rate architecture cannot realize modulators with nonzero poles stabilizing the loop of the first stage. However, as discussed in Section I (cf .  Table I ), using modulator orders higher than third is inefficient in a low OSR design. For this reason, this paper focuses on second-and third-order systems for which it is usually unnecessary to shift the poles of the noise transfer function.
Another drawback of the reduced-sample-rate architecture is that it uses a decimation filter with an order only , and hence it causes the output noise power to increase times, resulting in a noise-floor increase in the output of the modulator [2] , [12] . This can also be seen from Fig. 2 : with every doubling of , the white quantization noise of the second quantizer doubles due to aliasing.
In Sections III-V, a design method is introduced which restores this SNR loss.
III. OPTIMIZATION OF THE SECOND-ORDER STRUCTURE
In the reduced-sample-rate (RSR) system discussed in Section II, both the NTF and had only multiple (M-tuple) zeros and poles. In the RSR architecture, replaces the NTF. Hence, the in-band noise can be reduced by relocating the zeros of from , spreading them optimally across the signal band. This technique has been described earlier in a different context for single-stage modulators in [3] . As shown below, the minimization problem solved here can be regarded as a generalization of the one described in [3] .
Once the zeros of the decimation filter have been altered, the poles of need also be moved to keep its magnitude constant in the passband. In addition, since the reduced-sample-rate structure is based on the cancellation of the NTF , the NTF of the first stage also needs to be adjusted.
In the following, the proposed design technique for accomplishing this will be discussed in the context of a second-order modulator. Fig. 2 . The reduced-sample-rate architecture. M is the order of the modulator and the decimation filter, and N is the decimating ratio.
A. Optimization of the Decimation Filter
Assuming that the decimation ratio of the first digital filter stage is , a second-order decimating transfer function with its zeros and poles shifted from can be written as follows: (5) where and represents the angle of the complex conjugate zeros. If , the expression simplifies to the transfer function of the classic sinc filter. The transfer function in (5) defines the rotated sinc (RS) filter; it was first proposed in [9] . In our system, should be optimized to minimize the inband noise power in the output of the whole RSR system. Assuming that the quantization noise of the second-stage ADC is white, the optimum value satisfies OSR OSR (6) The assumption that the second-stage quantization noise is additive and white is valid under most circumstances, since: 1) the resolution of the quantizer is usually high (5-12 b) and 2) the input to the quantizer is the quantization error of the first stage, which is usually a "busy" signal, especially when dithering is used in the first stage or when the first loop uses multibit quantization.
As stated above, this process is similar to the optimization of the NTF of a single-stage modulator [3] . The difference is that in our case (6) contains one more parameter , the decimation ratio of the first stage of the decimation filter. This complicates the problem somewhat.
To solve the minimization problem, [3] used an approximating method assuming OSR . Here, however, the optimal solution depends on the ratio of OSR , which is usually small . In the second-order example shown in Section V, this number equals 2; in the case of a single-stage decimation filter, as used, e.g., in incremental structures [13] , it may equal 1. (8) which agrees with the result in [3, Table I ].
Comparing the exact result with that given by the approximate one (Fig. 3) , it turns out that the error in the approximate result is usually small (it can be seen also from the Taylor-series expansion derived above). For OSR , the increase in noise power using the approximate solution is only about 0.1 dB. However, if OSR (as in the case of an incremental converter), the increase is about 0.5 dB for a second-order modulator and about 1 dB for a third-order one.
B. Optimization of the First Stage of the Modulator
Since the NTF of the optimized structure has a pair of complex zeros in place of the usual double real zeros at , the architecture of the first stage has to be modified. To realize the complex conjugate zeros, at least one additional feedback loop has to be introduced in the original structure. Fig. 4 shows a recently proposed structure with an NTF [14] and two modified structures realizing NTF . In the modified configurations,
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transfer function required for the optimized RSR structure.
The circuit of Fig. 4 (b) uses two delaying integrators, similar to that shown in Fig. 4(a) ; however, this structure needs two additional feedback branches, which makes its implementation somewhat complicated. By contrast, the structure of Fig. 4 (c) needs only one internal feedback path and uses simpler coefficients, but the whole outer loop contains only one delay, which may cause difficulties in its circuit-level implementation, especially at a high clock rate. In a wideband switched-capacitor circuit realization, having multiple feedback may be less of a challenge than too few delay blocks. In general, the best configuration depends on the specifications of the converter.
The structures of Fig. 4(b) and (c) share the advantages of the original circuit of Fig. 4(a): 1) due to the single DAC feedback path and the feedforward path carrying the input signal , the of the system is exactly 1, and hence there is no input signal processed by the integrators, which reduces distortion and 2) a delayed version of the quantization noise of the first stage appears directly at the output of the second integrator, and therefore there is no need for a subtraction (as used in Fig. 2 ) to feed the noise to the second stage [14] .
Assuming a unit-valued power spectral density for the second-stage quantization noise , the total noise power in the output of the modulator is given by OSR . Evaluation of this integral for the original and optimized cases, with and , respectively, shows that the optimized system achieves for e.g., OSR a 3.8 dB better noise suppression than the original RSR one [ Fig. 3(a) ]. This more than compensates for the 3-dB SNR loss introduced by the RSR structure when . Note that the optimized second-order modulator cannot eliminate the added noise totally for higher decimation ratios (i.e., when ), but it works well up to an OSR . For third-order modulators, the SNR is improved more significantly as discussed below.
The NTF of the structure introduced here has a maximum gain of at . According to Lee's rule [15] (also verified by simulations), for typical values of , and using a one-bit quantizer, such NTF leads to an unstable modulator. To achieve stability, one can increase the resolution of the quantizer in the loop-this was done in the simulations of Section V. Another stabilizing technique is to shift poles in the NTF so as to reduce the maximum out-of-band gain. However, since the design of the reduced-sample-rate architecture is based on the cancellation of the complete NTF by the denominator of , this method cannot be used in this case.
IV. HIGHER ORDER STRUCTURES
As discussed in Section I, using higher order structures with low OSR is not very efficient (cf . Table I ). However, in some applications, one still needs to use third-order or higher NTFs. Section IV-A extends the previously given solution for thirdorder systems, while Section IV-B discusses the general higher order case. 
A. Optimization of the NTF of a Third-Order Modulator
In the third-order case, if the NTF of the original system is in the form given in (2), the optimization problem becomes OSR (9) where . As shown in the Appendix, the solution of this problem can also be found in closed form, giving the optimized as OSR OSR OSR OSR OSR (10) Again, it can be shown using Taylor series expansion (see the Appendix) that the solution converges to , the solution given by Schreier in [3] , assuming OSR . To verify the results discussed above, Fig. 3 shows the in-band noise power in decibels relative to the nonoptimized one in a second-and third-order system. In the third-order case, one can achieve more than 8 dB improvement before decimation. Hence, the optimized structure can give a better SNR than even the original full-speed architecture, for first-stage decimation ratios up to . To illustrate the effect of the optimization, Fig. 5 shows the total NTF from the second-stage quantizer to the output of the first decimation stage. The frequency is normalized to the original sampling rate, and OSR , are used. Notice that due to the fact that is used in the RSR architecture, the peaks of the NTF do not decrease with the frequency [ Fig. 5(b) ] as for the original structure [ Fig. 5(a) ], and the signal band values are similar. However, using the optimization described above, the suppression of the noise is significantly improved in the signal band and in the aliasing bands [ Fig. 5(c)] .
B. Higher Order Systems
For the design of fourth-and higher order systems, which requires at least a two-dimensional minimization, the general closed-form solution becomes very complicated. Assuming OSR , the formulation becomes much simpler, allowing closed-form solutions up to fifth-order modulators [3] and numerical solutions for higher orders.
A general "cook-book" design procedure for the optimized system consists of the following steps.
• Find , the order of the first stage, and the resolution of the second stage.
• Optimize the coefficients of the NTF: use the exact formulas for , or the approximate method for higher orders.
• Stabilize the loop by using multibit feedback if necessary (and use digital calibration of the DAC errors as described, e.g., in [7] ).
• Design the first stage of the modulator for the given NTF (e.g., with the proposed second-order solution or with the help of [16] ).
V. DESIGN EXAMPLES AND PRACTICAL CONSIDERATIONS
A. An Ideal Second-Order System
To verify the proposed technique, first an ideal second-order two-stage converter with an OSR of 4 has been designed and simulated using MATLAB. The system is illustrated in Fig. 6 . Although the architecture of Fig. 4(b) contains two delays in the forward path of the analog modulator, in this example the architecture of Fig. 4(c) with a 4-b quantizer is used, as this contains less coefficients and thus it is less sensitive to mismatch problems. The second stage of the example contains a reduced-speed 10-b quantizer. Thanks to the RSR configuration, the second-stage DAC can be operated at one half of the oversampling clock frequency.
The output spectra after the first decimation stage are shown in Fig. 7 . The RSR structure (Fig. 7(b) , ) has 3 dB lower SNR than the original full-speed structure (Fig. 7(a), ). Using the proposed method (Fig. 7(c) , ), the SNR is actually slightly improved compared to the original structure, while still allowing the halfspeed operation of the bulk of the analog circuitry!
B. Nonideal Third-Order System
As the MASH structure is based on the cancellation of the first-stage quantization noise, mismatch errors can limit the performance of the whole system. The main error sources are found in the analog integrators, namely the finite op-amp gain and the capacitor mismatch [17] , [18] .
A nonideal third-order ADC using the cascade-of-resonators feed-forward (CRFF) architecture [4, Sec.5.6.4] , was simulated to verify the effectiveness of the proposed method in the presence of nonideal effects. The analyzed structure used a were assumed. A 0.1% mismatch error was used, and a 40-dB op-amp dc gain was simulated with correlated double sampling [19] . The simulated system incorporated data-weighted averaging [20] in the first-stage DAC, which was also assumed to be calibrated to 12-b linearity with one of the available correction methods [7] , [21] , [22] . Fig. 8 compares the simulated spectra after the first decimation stage for systems with full-speed second stage, reduced-rate suboptimal second stage [2] , and the proposed scheme. Although the nonidealities limit the SNR performance, the proposed architecture still delivers the best performance. 
C. First-Stage Design Issues
Since the proposed architecture requires a modification of the first stage to spread the zeros of its NTF across the band of interest, the resulting added complexity and sensitivity are of great interest to the designer. Hence, these issues are briefly discussed next for a second-order system.
As Fig. 4 shows, compared to the original first stage, the modified one [ Fig. 4(c) ] requires a new feedback branch and the modification of the gain of a feed-forward path from 1 to . (Similarly, for a third-order stage, one new and two modified branches are needed.) The new NTF can then be found readily in the parametric form NTF (11) To match this with the required NTF NTF (12) the parameter values , , and must be chosen.
If is inaccurate, there will be two effects. First, the NTF zero will shift along the unit circle. This will be unimportant since (as Fig. 3 illustrates) the SNR is insensitive to the exact location of this zero. Secondly, as both the zero and the pole of first stage's analog NTF will shift slightly away from the ideal one, the mismatch between the analog and the digital NTF will cause a leakage error. It can be shown analytically that the leakage error at low frequencies is in the same order as the mismatch error (e.g., 0.1% mismatch error would cause about 60 dB suppression of the first-stage quantization error). Using multibit first-stage or mismatch compensation algorithms, this effect can be eliminated.
The value of is determined by and the OSR. The higher the OSR, the smaller will be. For OSR and , the result is . For increased and OSR, and , so will result. This makes the implementation less accurate. However, the proposed design method is aimed specifically at low-OSR ADCs, and for such systems (as discussed above) the effect on the SNR is quite small. In summary, neither the complexity nor the sensitivity of the analog first stage are significantly increased by the new design method.
VI. CONCLUSION
The paper showed that combining the use of the RSR architecture introduced in [2] with an optimization of the noise transfer function and of the transfer function of the decimation filter, one can make up for the SNR loss introduced by the RSR structure. In higher order cases, the SNR can actually increase over that of a full-sample-rate nonoptimized modulator.
In addition, it was shown that the optimization problem solved here is a generalization of the optimal zero placement for the NTF of a one-stage modulator, described earlier by Schreier [3] . Closed-form equations for the optimal zero placement have been derived for second-and third-order modulators and compared with the previously reported approximations.
The price paid for the improved NTF is a more complex design process for the first stage of the MASH structure and for both stages of the decimation filter. However, if the decimation ratio of the first stage of the decimation filter is low (which is the case for a high-bandwidth, low-OSR converter), then the added coefficients in the first stage are of the same order as the other coefficients. In addition, efficient techniques to realize the decimation filter with the optimized coefficients were introduced in [23] and remain applicable in the modified system described here.
The sensitivity of the modified RSR to circuit nonidealities was also examined and it is close to that of the original structure described in [2] . 
